

# MEM2G08D2DADG 256Mx8 (16M x 8 x 8 Banks) x 2 Ranks

2Gbit Double-Data-Rate-Two (DDR2) DDP (Dual Die Package) SDRAM  
RoHS Compliant Products

## Revision History

### Rev. 1.1, Nov 2011

Improved device description headline

### Rev. 1.0, Nov 2011

initial Version 1.0

### We Listen to Your Comments

---

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: [sales@memphis.ag](mailto:sales@memphis.ag)

## 1 | Overview

This chapter gives an overview of the 2Gbit Double-Data-Rate-Two SDRAM product and describes its main characteristics.

### 1.1 Features

- Uses two 1Gb monolithic Memphis Dies
- Two ranks (includes dual CS#, ODT and CKE)
- Each rank has 8 internal banks for concurrent operation
- 1.8 V  $\pm$  0.1 V Power Supply
- 1.8 V  $\pm$  0.1 V (SSTL\_18) compatible I/O
- DRAM organizations with 8 data in/outputs
- Double Data Rate architecture:
  - Two data transfers per clock cycle
  - Two ranks include dual CS#, ODT, and CKE
  - Each rank has 8 internal banks for concurrent operation
- Programmable CAS Latency: 3, 4, 5, 6 and 7
- Programmable Burst Length: 4 and 8
- Differential clock inputs (CK and  $\overline{\text{CK}}$ )
- Bi-directional, differential data strobes (DQS and  $\overline{\text{DQS}}$ ) are transmitted / received with data. Edge aligned with read data and center-aligned with write data.
- DLL aligns DQ and  $\overline{\text{DQS}}$  transitions with clock
- $\overline{\text{DQS}}$  can be disabled for single-ended data strobe operation
- Commands entered on each positive clock edge, data and data mask are referenced to both edges of DQS
- Data masks (DM) for write data
- Posted CAS by programmable additive latency for better command and data bus efficiency
- Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality
- Auto- precharge operation for read and write bursts
- Auto-Refresh, Self-Refresh and power saving Power-Down modes
- Operating temperature range 0°C to 95°C. Industrial temperature devices (Ordering code ending with "I") allow an operating temperature range of -40°C to 95°C
- Average Refresh Period 7.8 $\mu$ s at T<sub>CASE</sub> lower than 85°C. For T<sub>CASE</sub> between 85°C and 95°C a Refresh Period of 3.9 $\mu$ s is required
- Programmable self-refresh rate via EMRS2 setting
- DCC enabling via EMRS2 setting
- Full and reduced Strength Data-Output Drivers
- 1KB page size
- Packages: TFBGA-63
- RoHS Compliant Products <sup>1</sup>
- All Speed grades comply with JEDEC timing specifications.

<sup>1</sup> RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers. For more information please visit <http://www.memphis.ag>

**Table 1 - Performance Table**

				Unit	Note
Speed Code		-3(I)	-25(I)		
Max. Data Rate	DDR2	-667	-800	MHz	
CAS-RCD-RP latencies		5-5-5	5-5-5	t <sub>CK</sub>	
Max. Clock Frequency	CL3	f <sub>CK3</sub>	200	200	MHz
	CL4	f <sub>CK4</sub>	266	266	MHz
	CL5	f <sub>CK5</sub>	333	400	MHz
	CL6	f <sub>CK6</sub>			MHz
	CL7	f <sub>CK7</sub>			MHz
Min. RAS-CAS-Delay	t <sub>RCD</sub>	15	12.5	ns	
Min. Row Precharge Time	t <sub>RP</sub>	15	12.5	ns	
Min. Row Active Time	t <sub>RAS</sub>	45	45	ns	
Min. Row Cycle Time	t <sub>RC</sub>	60	57.5	ns	
Precharge-All (8 banks) command period	t <sub>PREA</sub>	18	17.5	ns	1 2

<sup>1</sup> This t<sub>PREA</sub> value is the minimum value at which this chip will be functional.

<sup>2</sup> Precharge-All command for an 8 bank device will equal to t<sub>RP</sub> + 1 × t<sub>CK</sub> or t<sub>nRP</sub> + 1 × nCK, depending on the speed bin, where t<sub>nRP</sub> = RU{ t<sub>RP</sub> / t<sub>CK(avg)</sub> } and t<sub>RP</sub> is the value for a single bank precharge.

## 1.2 Description

The 2Gbit Dual Die DDR2 DRAM is a high-speed Double-Data-Rate- Two CMOS Synchronous DRAM device containing 2,147,483,648 bits internally configured as 2 ranks of two octal bank DRAM. The device is organized as 16 Mbit × 8 I/O × 8 banks × 2 Ranks. This synchronous devices achieve high speed double-data-rate transfer rates of up to 800 Mb/sec/pin for general applications. See Table 1 for performance figures.

The device is designed to comply with all DDR2 DRAM key features:

- 1 Posted  $\overline{\text{CAS}}$  with additive latency.
- 2 Write latency = read latency - 1.
- 3 Normal and weak strength data-output driver.
- 4 Off-Chip Driver (OCD) impedance adjustment.
- 5 On-Die Termination (ODT) function.

All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and  $\overline{\text{CK}}$  falling). All I/Os are synchronized with a single ended DQS or differential DQS- $\overline{\text{DQS}}$  pair in a source synchronous fashion.

A 17 bit address bus is used to convey row, column and bank address information in a  $\overline{\text{RAS}}$ - $\overline{\text{CAS}}$  multiplexing style.

The DDR2 device operates with a 1.8 V ± 0.1 V power supply. An Auto-Refresh and Self-Refresh mode is provided along with various power-saving power-down modes.

The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.

The DDR2 SDRAM is available in 63 ball TFBGA package.

**Table 2 - Ordering Information for RoHS Compliant Products**

Product Part Number <sup>1</sup>	Org.	Max. Speed	CAS-RCD-RP Latencies <sup>2 3 4</sup>	Max. Clock (MHz)	Package	Note
<b>Standard Temperature Range (0°C to 95°C)</b>						
MEM2G08D2DADG-3	×8	DDR2-667	5-5-5	333	TFBGA-63	5
MEM2G08D2DADG-25	×8	DDR2-800	5-5-5	400	TFBGA-63	5
<b>Industrial Temperature Range (-40°C to 95°C)</b>						
MEM2G08D2DADG-3I	×8	DDR2-667	5-5-5	333	TFBGA-63	5
MEM2G08D2DADG-25I	×8	DDR2-800	5-5-5	400	TFBGA-63	5

<sup>1</sup> For detailed information regarding the part numbering of Memphis products, please contact Memphis for a separated "Part No. Decoder".

<sup>2</sup> CAS: Column Address Strobe

<sup>3</sup> RCD: Row Column Delay

<sup>4</sup> RP: Row Precharge

<sup>5</sup> RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers. For more information please visit <http://www.memphis.ag>

## 1.3 Addressing

**Table 3 - Addressing**

Configuration	256 Mb x8 <sup>1</sup>	Note
Bank Address	BA[2:0]	
Number of Banks	8	
Auto Precharge	A10 / AP	
Rank address	2 CS#[1:0]	
Row Address	A[13:0]	
Column Address	A[9:0]	
Number of Column Address Bits	10	<sup>2</sup>
Number of I/Os	8	
Page Size [Bytes]	1024 (1 K)	<sup>3</sup>

**Notes:**

<sup>1</sup> Referred to as 'org'

<sup>2</sup> Referred to as 'colbits'

<sup>3</sup> PageSize =  $2^{\text{colbits}} \times \text{org}/8$  [Bytes]

## 2 | Configuration

This chapter contains the chip configuration.

### 2.1 Configuration for TFBGA-63

The chip configuration of the DDR2 DDP SDRAM is listed by function in Table 3. The abbreviations used in the Ball# and Buffer Type column are explained in Table 4 and Table 5 respectively.

Table 4 - BALL DESCRIPTION FOR TFBGA-63				
Ball#	Name	Ball Type	Buffer Type	Function
<b>Clock Signals</b>				
E8	CK	I	SSTL	Clock Signal CK, bCK
F8	$\overline{\text{CK}}$	I	SSTL	
F2	CKE0	I	SSTL	Clock Enable RANK 0
H1	CKE1	I	SSTL	Clock Enable RANK 1
<b>Control Signals</b>				
F7	$\overline{\text{RAS}}$	I	SSTL	Row Address Strobe (RAS), Column Address Strobe (CAS), Write Enable (WE)
G7	$\overline{\text{CAS}}$	I	SSTL	
F3	$\overline{\text{WE}}$	I	SSTL	
G8	$\overline{\text{CS0}}$	I	SSTL	Chip Select RANK 0
G9	$\overline{\text{CS1}}$	I	SSTL	Chip Select RANK 1
<b>Address Signals</b>				
G2	BA0	I	SSTL	Bank Address Bus 2:0
G3	BA1	I	SSTL	
G1	BA2	I	SSTL	
H8	A0	I	SSTL	Address Signal 13:0, Address Signal 10/Auto Precharge
H3	A1	I	SSTL	
H7	A2	I	SSTL	
J2	A3	I	SSTL	
J8	A4	I	SSTL	
J3	A5	I	SSTL	
J7	A6	I	SSTL	
K2	A7	I	SSTL	
K8	A8	I	SSTL	
K3	A9	I	SSTL	
H2	A10	I	SSTL	
	AP	I	SSTL	
K7	A11	I	SSTL	
L2	A12	I	SSTL	
L8	A13	I	SSTL	

Ball#	Name	Ball Type	Buffer Type	Function
<b>Data Signals</b>				
C8	DQ0	I/O	SSTL	Data Signal 3:0
C2	DQ1	I/O	SSTL	
D7	DQ2	I/O	SSTL	
D3	DQ3	I/O	SSTL	
D1	DQ4	I/O	SSTL	Data Signal 7:4
D9	DQ5	I/O	SSTL	
B1	DQ6	I/O	SSTL	
B9	DQ7	I/O	SSTL	
<b>Data Strobe</b>				
B7	DQS	I/O	SSTL	Data Strobe
A8	$\overline{\text{DQS}}$	I/O	SSTL	
<b>Data Strobe</b>				
B3	RDQS	0	SSTL	Read Data Strobe
A2	$\overline{\text{RDQS}}$	0	SSTL	
<b>Data Mask</b>				
B3	DM	I	SSTL	Data Mask
<b>Power Supplies</b>				
A9, C1, C3, C7, C9	V <sub>DDQ</sub>	PWR	-	I/O Driver Power Supply
A1, E9, H9, L1	V <sub>DD</sub>	PWR	-	Power Supply
A7, B2, B8, D2, D8	V <sub>SSQ</sub>	PWR	-	I/O Driver Power Supply
A3, J1, E3, K9	V <sub>SS</sub>	PWR	-	Power Supply
E2	V <sub>REF</sub>	AI	-	I/O Reference Voltage
E1	V <sub>DDL</sub>	PWR	-	Power Supply
E7	V <sub>SSDL</sub>	PWR	-	Power Supply
<b>Not Connected</b>				
L7, L3	NC	NC	-	Not Connected
<b>Other Balls</b>				
F9	ODT0	I	SSTL	On-Die Termination Control Rank 0
J9	ODT1	I	SSTL	On-Die Termination Control Rank 1

**Table 5 - Abbreviations for Ball Type**

Abbreviation	Description
I	Standard input-only ball. Digital levels.
O	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
AI	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected

**Table 6 - Abbreviations for Buffer Type**

Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL_18)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding ball has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR allows multiple devices to share as a wire-OR.

Figure 1 - Ball Assignment for ×8 Components, TFBGA-63 (top view)

1	2	3	4	5	6	7	8	9
V <sub>DD</sub>	NU/ $\overline{\text{RDQS}}$	V <sub>SS</sub>		A		V <sub>SSQ</sub>	$\overline{\text{DQS}}$	V <sub>DDQ</sub>
DQ6	V <sub>SSQ</sub>	DM/RDQS		B		DQS	V <sub>SSQ</sub>	DQ7
V <sub>DDQ</sub>	DQ1	V <sub>DDQ</sub>		C		V <sub>DDQ</sub>	DQ0	V <sub>DDQ</sub>
DQ4	V <sub>SSQ</sub>	DQ3		D		DQ2	V <sub>SSQ</sub>	DQ5
V <sub>DDL</sub>	V <sub>REF</sub>	V <sub>SS</sub>		E		V <sub>SSDL</sub>	CK	V <sub>DD</sub>
	CKE0	$\overline{\text{WE}}$		F		$\overline{\text{RAS}}$	$\overline{\text{CK}}$	ODT0
BA2	BA0	BA1		G		$\overline{\text{CAS}}$	$\overline{\text{CS0}}$	$\overline{\text{CS1}}$
CKE1	A10/AP	A1		H		A2	A0	V <sub>DD</sub>
V <sub>SS</sub>	A3	A5		J		A6	A4	ODT1
	A7	A9		K		A11	A8	V <sub>SS</sub>
V <sub>DD</sub>	A12	NC		L		NC	A13	

**Notes:**

- RDQS/  $\overline{\text{RDQS}}$  are enabled by EMRS(1) command.
- If RDQS/  $\overline{\text{RDQS}}$  is enabled, the DM function is disabled.
- When enabled, RDQS &  $\overline{\text{RDQS}}$  are used as strobe signals during reads.
- V<sub>DDL</sub> and V<sub>SSDL</sub> are power and ground for the DLL. V<sub>DDL</sub> is connected to V<sub>DD</sub> on the device. V<sub>SSDL</sub> is connected to V<sub>SS</sub> internally. V<sub>DD</sub>, V<sub>DDQ</sub> and V<sub>SSQ</sub> are isolated on the device.

### 3 | Functional Description

This chapter contains the functional description.

#### 3.1 Mode Register Set (MRS)

---

The mode register stores the data for controlling the various operating modes of DDR2 SDRAM.

BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	0	0	0	PD	WR			DLL	TM	CL			BT	BL		
reg. addr				W	W			W	W	W			W	W		

**Table 7 - Mode Register Definition, BA<sub>2:0</sub> = 000<sub>B</sub>**

Field	Bits	Type <sup>1</sup>	Description
BA2	16	reg. addr.	Bank Address 2 0B BA2 Bank Address
BA1	15		Bank Address 1 0B BA1 Bank Address
BA0	14		Bank Address 0 0B BA0 Bank Address
A13	13		Address Bus 0B A13 Address bit 13
PD	12	w	Active Power-Down Mode Select 0B PD Fast exit 1B PD Slow exit
WR	[11:9]	w	Write Recovery <sup>2</sup> Note: All other bit combinations are illegal. 001B WR 2 010B WR 3 011B WR 4 100B WR 5
DLL	8	w	DLL Reset 0B DLL No 1B DLL Yes
TM	7	w	Test Mode 0B TM Normal Mode 1B TM Vendor specific test mode
CL	[6:4]	w	CAS Latency Note: All other bit combinations are illegal. 011B CL 3 100B CL 4 101B CL 5 110B CL 6 111B CL 7
BT	3	w	Burst Type 0B BT Sequential 1B BT Interleaved
BL	[2:0]	w	Burst Length Note: All other bit combinations are illegal. 010B BL 4 011B BL 8

<sup>1</sup> w = write only register bits

<sup>2</sup> Number of clock cycles for write recovery during auto-precharge. WR in clock cycles is calculated by dividing  $t_{WR}$  (in ns) by  $t_{CK}$  (in ns) and rounding up to the next integer:  $WR [cycles] \geq t_{WR} (ns) / t_{CK} (ns)$ . The mode register must be programmed to fulfill the minimum requirement for the analogue  $t_{WR}$  timing.  $WR_{MIN}$  is determined by  $t_{CK,MAX}$  and  $WR_{MAX}$  is determined by  $t_{CK,MIN}$ .

\* BA2 and A13 are reserved for future use and must be set to "0" when programming MR.

## 3.2 Extended Mode Register EMR(1)

The Extended Mode Register EMR(1) stores the data for enabling or disabling the DLL, output driver strength, additive latency, OCD program, ODT, DQS and output buffers disable, RDQS and RDQS enable.

BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	0	1	0	Q off	RDQS	DQS	OCD Program			R <sub>tt</sub>	AL			R <sub>tt</sub>	DIC	DLL
reg. addr					w	w	w			w	w			w	w	w

**Table 8 - Extended Mode Register Definition, BA<sub>2:0</sub> = 001<sub>B</sub>**

Field	Bits	Type <sup>1</sup>	Description
BA2	16	reg. addr.	<b>Bank Address 2</b> 0 <sub>B</sub> <b>BA2</b> Bank Address
BA1	15		<b>Bank Address 1</b> 0 <sub>B</sub> <b>BA1</b> Bank Address
BA0	14		<b>Bank Address 0</b> 1 <sub>B</sub> <b>BA0</b> Bank Address
A13	13	w	<b>Address Bus</b> 0 <sub>B</sub> <b>A13</b> Address bit 13
Qoff	12	w	<b>Output Disable</b> 0 <sub>B</sub> <b>Qoff</b> Output buffers enabled 1 <sub>B</sub> <b>Qoff</b> Output buffers disabled
RDQS	11	w	<b>Read Data Strobe Output (RDQS, RDQS)</b> 0 <sub>B</sub> <b>RDQS</b> Disable 1 <sub>B</sub> <b>RDQS</b> Enable
$\overline{\text{DQS}}$	10	w	<b>Complement Data Strobe (DQS Output)</b> 0 <sub>B</sub> $\overline{\text{DQS}}$ Enable 1 <sub>B</sub> $\overline{\text{DQS}}$ Disable
OCD Program	[9:7]	w	<b>Off-Chip Driver Calibration Program</b> 000 <sub>B</sub> <b>OCD</b> OCD calibration mode exit, maintain setting 001 <sub>B</sub> <b>OCD</b> Drive (1) 010 <sub>B</sub> <b>OCD</b> Drive (0) 100 <sub>B</sub> <b>OCD</b> Adjust mode 111 <sub>B</sub> <b>OCD</b> OCD calibration default
AL	[5:3]	w	Additive Latency Note: All other bit combinations are illegal. 000 <sub>B</sub> <b>AL</b> 0 001 <sub>B</sub> <b>AL</b> 1 010 <sub>B</sub> <b>AL</b> 2 011 <sub>B</sub> <b>AL</b> 3 100 <sub>B</sub> <b>AL</b> 4 101 <sub>B</sub> <b>AL</b> 5 110 <sub>B</sub> <b>AL</b> 6 111 <sub>B</sub> <b>Reserved</b>
R <sub>TT</sub>	6,2	w	<b>Nominal Termination Resistance of ODT</b> Note: See Table 21 "ODT DC Electrical Characteristics" 00 <sub>B</sub> <b>RTT</b> ∞ (ODT disabled) 01 <sub>B</sub> <b>RTT</b> 75 Ohm 10 <sub>B</sub> <b>RTT</b> 150 Ohm 11 <sub>B</sub> <b>RTT</b> 50 Ohm
DIC	1	w	<b>Off-chip Driver Impedance Control</b> 0 <sub>B</sub> <b>DIC</b> Full (Driver Size = 100%) 1 <sub>B</sub> <b>DIC</b> Reduced
DLL	0	w	<b>DLL Enable</b> 0 <sub>B</sub> <b>DLL</b> Enable 1 <sub>B</sub> <b>DLL</b> Disable

<sup>1</sup> w = write only register bits

## 3.3 Extended Mode Register EMR(2)

The Extended Mode Registers EMR(2) and EMR(3) are reserved for future use and must be programmed when setting the mode register during initialization.

BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	1	0	0				SRF	0				PASR				

Reg. addr

**Table 9 - EMR(2) Programming Extended Mode Register Definition, BA<sub>2:0</sub>=010<sub>B</sub>**

Field	Bits	Type <sup>1</sup>	Description
BA2	16	reg. addr.	<b>Bank Address</b> 0 <sub>B</sub> <b>BA2</b> Bank Address
BA	[15:14]		<b>Bank Address</b> 00 <sub>B</sub> <b>BA</b> MRS 01 <sub>B</sub> <b>BA</b> EMRS(1) 10 <sub>B</sub> <b>BA</b> EMRS(2) 11 <sub>B</sub> <b>BA</b> EMRS(3): Reserved
A	[13:8]	w	<b>Address Bus</b> 0000000 <sub>B</sub> <b>A</b> Address bits
SRF	7	w	<b>Address Bus, High Temperature Self Refresh Rate for T<sub>CASE</sub> &gt; 85°C</b> 0 <sub>B</sub> <b>A7</b> disable 1 <sub>B</sub> <b>A7</b> enable <sup>2</sup>
A	[6:4]	w	<b>Address Bus</b> 0000 <sub>B</sub> <b>A</b> Address bits
DCC	3	w	<b>Address Bus, Duty Cycle Correction (DCC)</b> 0 <sub>B</sub> <b>A3</b> DCC disabled 1 <sub>B</sub> <b>A3</b> DCC enabled
Partial Self Refresh for 8 banks <sup>3</sup>			

<sup>1</sup> w = write only

<sup>2</sup> When DRAM is operated at 85°C ≤ T<sub>CASE</sub> ≤ 95°C the extended self-refresh rate must be enabled by setting bit A7 to 1 before the self-refresh mode can be entered.

<sup>3</sup> Not supported by this product

## 3.4 Extended Mode Register EMR(3)

The Extended Mode Register EMR(3) is reserved for future use and all bits except BA0 and BA1 must be programmed to 0 when setting the mode register during initialization.

BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1
0	1	1	0												

Reg. addr

**Table 10 - EMR(3) Programming Extended Mode Register Definition, BA<sub>2:0</sub>=011<sub>B</sub>**

Field	Bits	Type <sup>1</sup>	Description
BA2	16	reg.addr	<b>Bank Address 2</b> 0 <sub>B</sub> <b>BA2</b> Bank Address
BA1	15		<b>Bank Address 1</b> 1 <sub>B</sub> <b>BA1</b> Bank Address
BA0	14		<b>Bank Address 0</b> 1 <sub>B</sub> <b>BA0</b> Bank Address
A	[13:0]	W	<b>Address Bus 13:0</b> 0000000000000000 <sub>B</sub> <b>A[13:0]</b> Address bits

<sup>1</sup> w = write only

3.5 Burst Mode Operation

Table 11 - Burst Length and Sequence

Burst Length	Starting Address (A2 A1 A0)	Sequential Addressing (decimal)	Interleave Addressing (decimal)
4	× 0 0	0, 1, 2, 3	0, 1, 2, 3
	× 0 1	1, 2, 3, 0	1, 0, 3, 2
	× 1 0	2, 3, 0, 1	2, 3, 0, 1
	× 1 1	3, 0, 1, 2	3, 2, 1, 0
8	0 0 0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
	0 1 0	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
	0 1 1	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4
	1 0 0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1 0 1	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2
	1 1 0	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
	1 1 1	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0

## 4 | Truth Tables

The truth tables in this chapter summarize the commands and the signal coding to control a standard Double-Data-Rate-Two SDRAM.

**Table 12 - Command Truth Table**

Function	CKE		CS	RAS	CAS	WE	BA0 BA1 BA2	A[13:11]	A10	A[9:0]	Note <sup>1 2 3</sup>
	Previous Cycle	Current Cycle									
(Extended) Mode Register Set	H	H	L	L	L	L	BA	OP Code			4 5 6
Auto-Refresh	H	H	L	L	L	H	X	X	X	X	4
Self-Refresh Entry	H	L	L	L	L	H	X	X	X	X	4 7
Self-Refresh Exit	L	H	H	X	X	X	X	X	X	X	4 7 8
			L	H	H	H					
Single Bank Precharge	H	H	L	L	H	L	BA	X	L	X	4 5
Precharge all Banks	H	H	L	L	H	L	X	X	H	X	4 5
Bank Activate	H	H	L	L	H	H	BA	Row Address			4 5
Write	H	H	L	H	L	L	BA	Column	L	Column	4 5 9
Write with Auto-Precharge	H	H	L	H	L	L	BA	Column	H	Column	4 5 9
Read	H	H	L	H	L	H	BA	Column	L	Column	4 5 9
Read with Auto-Precharge	H	H	L	H	L	H	BA	Column	H	Column	4 5 9
No Operation	H	X	L	H	H	H	X	X	X	X	4
Device Deselect	H	X	H	X	X	X	X	X	X	X	4
Power Down Entry	H	L	H	X	X	X	X	X	X	X	4 10
			L	H	H	H					
Power Down Exit	L	H	H	X	X	X	X	X	X	X	4 10
			L	H	H	H					

- <sup>1</sup> The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- <sup>2</sup> "X" means H or L (but a defined logic level).
- <sup>3</sup> Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- <sup>4</sup> All DDR2 SDRAM commands are defined by states of CS, WE, RAS, CAS, and CKE at the rising edge of the clock.
- <sup>5</sup> Bank addresses BA[2:0] determine which bank is to be operated upon. For (E)MRS BA[2:0] selects an (Extended) Mode Register.
- <sup>6</sup> All banks must be in a precharged idle state, CKE must be high at least for t<sub>xp</sub> and all read/write bursts must be finished before the (Extended) Mode Register set Command is issued.
- <sup>7</sup> V<sub>REF</sub> must be maintained during Self Refresh operation.
- <sup>8</sup> Self Refresh Exit is asynchronous.
- <sup>9</sup> Burst reads or writes at BL = 4 cannot be terminated. See Chapter 3.5 for details.
- <sup>10</sup> The Power Down Mode does not perform any refresh operations. The duration of Power Down is therefore limited by the refresh requirements

**Table 13 - Clock Enable (CKE) Truth Table for Synchronous Transitions**

Current State <sup>1</sup>	CKE		Command (N) <sup>2 3</sup> RAS, CAS, WE, CS	Action (N) <sup>2</sup>	Note <sup>4 5</sup>
	Previous Cycle <sup>6</sup> (N-1)	Current Cycle <sup>6</sup> (N)			
Power-Down	L	L	X	Maintain Power-Down	7 8 11
	L	H	DESELECT or NOP	Power-Down Exit	7 9 10 11
Self Refresh	L	L	X	Maintain Self Refresh	8 11 12
	L	H	DESELECT or NOP	Self Refresh Exit	9 11 12 13 14
Bank(s) Active	H	L	DESELECT or NOP	Active Power-Down Entry	7 9 10 11 15
All Banks Idle	H	L	DESELECT or NOP	Precharge Power-Down Entry	9 10 11 15
	H	L	AUTOREFRESH	Self Refresh Entry	7 11 14 16
Any State other than listed above	H	H	Refer to the Command Truth Table		17

<sup>1</sup> Current state is the state of the DDR2 SDRAM immediately prior to clock edge N.

<sup>2</sup> Command (N) is the command registered at clock edge N, and Action (N) is a result of Command (N).

<sup>3</sup> The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh. .

<sup>4</sup> CKE must be maintained HIGH while the device is in OCD calibration mode.

<sup>5</sup> Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

<sup>6</sup> CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.

<sup>7</sup> The Power-Down Mode does not perform any refresh operations. The duration of Power-Down Mode is therefore limited by the refresh requirements.

<sup>8</sup> "X" means "don't care (including floating around V<sub>REF</sub>)" in Self Refresh and Power Down. However ODT must be driven HIGH or LOW in Power Down if the ODT function is enabled (Bit A2 or A6 set to 1 in EMRS(1)).

<sup>9</sup> All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.

<sup>10</sup> Valid commands for Power-Down Entry and Exit are NOP and DESELECT only.

<sup>11</sup>  $t_{CKE,MIN}$  of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of  $t_{IS} + 2 \times t_{CK} + t_{IH}$ .

<sup>12</sup> V<sub>REF</sub> must be maintained during Self Refresh operation.

<sup>13</sup> On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the  $t_{XSNR}$  period. Read commands may be issued only after  $t_{XSRD}$  (200 clocks) is satisfied.

<sup>14</sup> Valid commands for Self Refresh Exit are NOP and DESELCT only.

<sup>15</sup> Power-Down and Self Refresh cannot be entered while Read or Write operations, (Extended) mode Register operations, Precharge or Refresh operations are in progress.

<sup>16</sup> Self Refresh mode can only be entered from the All Banks Idle state.

<sup>17</sup> Must be a legal command as defined in the Command Truth Table.

**Table 14 - Data Mask (DM) Truth Table**

Name (Function)	DM	DQs	Note
Write Enable	L	Valid	1
Write Inhibit	H	X	

<sup>1</sup> Used to mask write data; provided coincident with the corresponding data

## 5 | Electrical Characteristics

This chapter describes the Electrical Characteristics.

### 5.1 Absolute Maximum Ratings

Caution is needed not to exceed absolute maximum ratings of the DRAM device listed in Table 18 at any time.

**Table 15 - Absolute Maximum Ratings**

Symbol	Parameter	Rating		Unit	Note
		Min.	Max.		
V <sub>DD</sub>	Voltage on V <sub>DD</sub> pin relative to V <sub>SS</sub>	-1.0	+2.3	V	1
V <sub>DDQ</sub>	Voltage on V <sub>DDQ</sub> pin relative to V <sub>SS</sub>	-0.5	+2.3	V	1 2
V <sub>DDL</sub>	Voltage on V <sub>DDL</sub> pin relative to V <sub>SS</sub>	-0.5	+2.3	V	1 2
V <sub>IN</sub> V <sub>OUT</sub>	Voltage on any pin relative to V <sub>SS</sub>	-0.5	+2.3	V	1
T <sub>STG</sub>	Storage Temperature	-55	+100	°C	1 2

<sup>1</sup> When V<sub>DD</sub> and V<sub>DDQ</sub> and V<sub>DDL</sub> are less than 500 mV; V<sub>REF</sub> may be equal to or less than 300 mV.

<sup>2</sup> Storage Temperature is the case surface temperature on the center/top side of the DRAM.

#### Attention:

Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 16 - DRAM Component Operating Temperature Range**

Symbol	Parameter	Rating		Unit	Note
		Min.	Max.		
T <sub>CASE</sub>	Operating Temperature for standard product	0	+95	°C	1 2 3 5 6 Standard
T <sub>CASE</sub>	Operating Temperature for Industrial Temperature product	-40	+95	°C	1 2 4 5 6 Standard

<sup>1</sup> Operating Temperature is the case surface temperature on the center / top side of the DRAM.

<sup>2</sup> The operating temperature range are the temperatures where all DRAM specification will be supported.

<sup>3</sup> During operation, the DRAM case temperature must be maintained between 0 to 95°C under all other specification parameters.

<sup>4</sup> During operation, the DRAM case temperature must be maintained between -40 to 95°C under all other specification parameters.

<sup>5</sup> Above 85°C the Auto-Refresh command interval has to be reduced to tREFI= 3.9µs.

<sup>6</sup> When operating this product in the 85°C to 95°C T<sub>CASE</sub> temperature range, the High Temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to 1. When the High Temperature Self Refresh is enabled there is an increase of I<sub>DD6</sub> by approximately 50%.

## 5.2 DC Characteristics

**Table 17 - Recommended DC Operating Conditions (SSTL\_18)**

Symbol	Parameter	Rating			Unit	Note
		Min.	Typ.	Max.		
V <sub>DD</sub>	Supply Voltage	1.7	1.8	1.9	V	1
V <sub>DDL</sub>	Supply Voltage for DLL	1.7	1.8	1.9	V	1
V <sub>DDQ</sub>	Supply Voltage for Output	1.7	1.8	1.9	V	1
V <sub>REF</sub>	Input Reference Voltage	0.49 × V <sub>DDQ</sub>	0.5 × V <sub>DDQ</sub>	0.51 × V <sub>DDQ</sub>	V	2 3
V <sub>TT</sub>	Termination Voltage	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	V	4

- <sup>1</sup> V<sub>DDQ</sub> tracks with V<sub>DD</sub>, V<sub>DDL</sub> tracks with V<sub>DD</sub>. AC parameters are measured with V<sub>DD</sub>, V<sub>DDQ</sub> and V<sub>DDL</sub> tied together.
- <sup>2</sup> The value of V<sub>REF</sub> may be selected by the user to provide optimum noise margin in the system. Typically the value of V<sub>REF</sub> is expected to be about 0.5 × V<sub>DDQ</sub> of the transmitting device and V<sub>REF</sub> is expected to track variations in V<sub>DDQ</sub>.
- <sup>3</sup> Peak to peak ac noise on V<sub>REF</sub> may not exceed ± 2% V<sub>REF</sub> (dc)
- <sup>4</sup> V<sub>TT</sub> is not applied directly to the device. V<sub>TT</sub> is a system supply for signal termination resistors, is expected to be set equal to V<sub>REF</sub>, and must track variations in die dc level of V<sub>REF</sub>

**Table 18 - ODT DC Electrical Characteristics**

Parameter / Condition	Symbol	Min.	Nom.	Max.	Unit	Note
Termination resistor impedance value for EMRS(1)[A6,A2] = [0,1]; 75 Ohm	Rtt1(eff)	60	75	90	Ω	1
Termination resistor impedance value for EMRS(1)[A6,A2] = [1,0]; 150 Ohm	Rtt2(eff)	120	150	180	Ω	1
Termination resistor impedance value for EMRS(1)(A6,A2)=[1,1]; 50 Ohm	Rtt3(eff)	40	50	60	Ω	1 2
Deviation of V <sub>M</sub> with respect to V <sub>DDQ</sub> / 2	delta V <sub>M</sub>	-6.00	—	+ 6.00	%	3

- <sup>1</sup> Measurement Definition for Rtt(eff): Apply V<sub>IH(ac)</sub> and V<sub>IL(ac)</sub> to test pin separately, then measure current I(V<sub>IH(ac)</sub>) and I(V<sub>IL(ac)</sub>) respectively Rtt(eff) = (V<sub>IH(ac)</sub> - V<sub>IL(ac)</sub>) / (I(V<sub>IH(ac)</sub>) - I(V<sub>IL(ac)</sub>)).
- <sup>2</sup> Mandatory for DDR2-800.
- <sup>3</sup> Measurement Definition for V<sub>M</sub>: Turn ODT on and measure voltage (V<sub>M</sub>) at test pin (midpoint) with no load: delta V<sub>M</sub> = ((2 × V<sub>M</sub> / V<sub>DDQ</sub>) - 1) × 100%

**Table 19 - Input and Output Leakage Currents**

Symbol	Parameter / Condition	Min.	Max.	Unit	Note
I <sub>IL</sub>	Input Leakage Current; any input 0 V < V <sub>IN</sub> < V <sub>DD</sub>	-10	+10	μA	1
I <sub>OL</sub>	Output Leakage Current; 0 V < V <sub>OUT</sub> < V <sub>DDQ</sub>	-10	+10	μA	2

- <sup>1</sup> All other pins not under test = 0 V
- <sup>2</sup> DQ's, LDQS, LDQS, UDQS, UDQS, DQS, DQS, RDQS, RDQS are disabled and ODT is turned off

## 5.3 DC & AC Characteristics

DDR2 SDRAM pin timing are specified for either single ended or differential mode depending on the setting of the EMRS(1) “Enable  $\overline{DQS}$ ” mode bit; timing advantages of differential mode are realized in system design. The method by which the DDR2 SDRAM pin timing are measured is mode dependent. In single ended mode, timing relationships are measured relative to the rising or falling edges of DQS crossing at VREF.

In differential mode, these timing relationships are measured relative to the cross point of  $\overline{DQS}$  and its complement, DQS. This distinction in timing methods is verified by design and characterization but not subject to production test. In single ended mode, the  $\overline{DQS}$  (and  $\overline{RDQS}$ ) signals are internally disabled and don't care

**Table 20 – Single-ended DC & AC Logic Input Levels**

Symbol	Parameter	DDR2 SDRAM-667/800		Units
		Min.	Max.	
$V_{IH(dc)}$	DC input logic HIGH	$V_{REF} + 0.125$	$V_{DDQ} + 0.3$	V
$V_{IL(dc)}$	DC input LOW	-0.3	$V_{REF} - 0.125$	V
$V_{IH(ac)}$	AC input logic HIGH	$V_{REF} + 0.200$	$V_{DDQ} + V_{PEAK}$	V
$V_{IL(ac)}$	AC input LOW	$V_{SSQ} - V_{PEAK}$	$V_{REF} - 0.200$	V

**Table 21 - Single-ended AC Input Test Conditions**

Symbol	Condition	Value	Unit	Notes
$V_{REF}$	Input reference voltage	$0.5 \times V_{DDQ}$	V	1
$V_{SWING.MAX}$	Input signal maximum peak to peak swing	1.0	V	1
SLEW	Input signal minimum Slew Rate	1.0	V / ns	2 3

- 1 Input waveform timing is referenced to the input signal crossing through the  $V_{REF}$  level applied to the device under test.
- 2 The input signal minimum Slew Rate is to be maintained over the range from  $V_{IH(ac).MIN}$  to  $V_{REF}$  for rising edges and the range from  $V_{REF}$  to  $V_{IL(ac).MAX}$  for falling edges as shown in Figure 4.
- 3 AC timings are referenced with input waveforms switching from  $V_{IL(ac)}$  to  $V_{IH(ac)}$  on the positive transitions and  $V_{IH(ac)}$  to  $V_{IL(ac)}$  on the negative transitions

Figure 2 - Single-ended AC Input Test Conditions Diagram





Table 22 - Differential DC and AC Input and Output Logic Levels

Symbol	Parameter	Min.	Max.	Unit	Notes
$V_{IN(dc)}$	DC input signal voltage	-0.3	$V_{DDQ}$	—	1, 8
$V_{ID(dc)}$	DC differential input voltage	0.25	$V_{DDQ}$	—	2, 8
$V_{ID(ac)}$	AC differential input voltage	0.5	$V_{DDQ}$	V	3, 8
$V_{IX(ac)}$	AC differential cross point input voltage	$0.5 \times V_{DDQ} - 0.175$	$0.5 \times V_{DDQ} + 0.175$	V	4
$V_{OX(ac)}$	AC differential cross point output voltage	$0.5 \times V_{DDQ} - 0.125$	$0.5 \times V_{DDQ} + 0.125$	V	5

- 1  $V_{IN(dc)}$  specifies the allowable DC execution of each input of differential pair such as  $\overline{CK}$ ,  $\overline{CK}$ ,  $\overline{DQS}$ ,  $\overline{DQS}$  etc.
- 2  $V_{ID(dc)}$  specifies the input differential voltage  $V_{TR} - V_{CP}$  required for switching. The minimum value is equal to  $V_{IH(dc)} - V_{IL(dc)}$ .
- 3  $V_{ID(ac)}$  specifies the input differential voltage  $V_{TR} - V_{CP}$  required for switching. The minimum value is equal to  $V_{IH(ac)} - V_{IL(ac)}$ .
- 4 The value of  $V_{IX(ac)}$  is expected to equal  $0.5 \times V_{DDQ}$  of the transmitting device and  $V_{IX(ac)}$  is expected to track variations in  $V_{DDQ}$ .  $V_{IX(ac)}$  indicates the voltage at which differential input signals must cross.
- 5 indicates the voltage at which differential input signals must cross.
- 6 The value of  $V_{OX(ac)}$  is expected to equal  $0.5 \times V_{DDQ}$  of the transmitting device and  $V_{OX(ac)}$  is expected to track variations in  $V_{DDQ}$ .  $V_{OX(ac)}$  indicates the voltage at which differential input signals must cross.
- 7 indicates the voltage at which differential input signals must cross.
- 8  $V_{DDQ} + 300 \text{ mV}$  allowed provided 1,9V is not exceeded

Figure 3 - Differential DC and AC Input and Output Logic Levels Diagram



### 5.4 Output Buffer Characteristics

This chapter describes the Output Buffer Characteristics.

Table 23 - SSTL\_18 Output DC Current Drive

Symbol	Parameter	SSTL_18	Unit	Notes
$I_{OH}$	Output Minimum Source DC Current	-13.4	mA	1 2
$I_{OL}$	Output Minimum Sink DC Current	13.4	mA	2 3

1  $V_{DDQ} = 1.7\text{ V}$ ;  $V_{OUT} = 1.42\text{ V}$ .  $(V_{OUT} - V_{DDQ}) / I_{OH}$  must be less than  $21\ \Omega$  for values of  $V_{OUT}$  between  $V_{DDQ}$  and  $V_{DDQ} - 280\text{ mV}$ .

2 The values of  $I_{OH(dc)}$  and  $I_{OL(dc)}$  are based on the conditions given in 1) and 3). They are used to test drive current capability to ensure  $V_{IH,MIN}$  plus a noise margin and  $V_{IL,MAX}$  minus a noise margin are delivered to an SSTL\_18 receiver. The actual current values are derived by shifting the desired driver operating points along  $21\ \Omega$  load line to define a convenient current for measurement.

3  $V_{DDQ} = 1.7\text{ V}$ ;  $V_{OUT} = 280\text{ mV}$ .  $V_{OUT} / I_{OL}$  must be less than  $21\ \Omega$  for values of  $V_{OUT}$  between  $0\text{ V}$  and  $280\text{ mV}$ .

Table 24 - SSTL\_18 Output AC Test Conditions

Symbol	Parameter	SSTL_18	Unit	Notes
$V_{OH}$	Minimum Required Output Pull-up	$V_{TT} + 0.603$	V	1
$V_{OL}$	Maximum Required Output Pull-down	$V_{TT} - 0.603$	V	1
$V_{OTR}$	Output Timing Measurement Reference Level	$0.5 \times V_{DDQ}$	V	

1 SSTL\_18 test load for  $V_{OH}$  and  $V_{OL}$  is different from the referenced load . The SSTL\_18 test load has a  $20\ \Omega$  series resistor additionally to the  $25\ \Omega$  termination resistor into  $V_{TT}$ . The SSTL\_18 definition assumes that  $\pm 335\text{ mV}$  must be developed across the effectively  $25\ \Omega$  termination resistor ( $13.4\text{ mA} \times 25\ \Omega = 335\text{ mV}$ ). With an additional series resistor of  $20\ \Omega$  this translates into a minimum requirement of  $603\text{ mV}$  swing relative to  $V_{TT}$ , at the output device ( $13.4\text{ mA} \times 45\ \Omega = 603\text{ mV}$ ).

**Table 25- SSTL\_18 Output AC Test Conditions**

Symbol	Description	Min.	Nominal	Max.	Unit	Notes
–	Output Impedance				Ω	1 2
–	Pull-up / Pull down mismatch	0	–	4	Ω	1 2 3
–	Output Impedance step size for OCD calibration	0	–	1.5	Ω	4
S <sub>OUT</sub>	Output Slew Rate	1.5	–	5.0	V / ns	1 5 6 7

<sup>1</sup> V<sub>DDQ</sub> = 1.8 V ± 0.1 V; V<sub>DD</sub> = 1.8 V ± 0.1 V

<sup>2</sup> Impedance measurement condition for output source dc current: V<sub>DDQ</sub> = 1.7 V, V<sub>OUT</sub> = 1420 mV; (V<sub>OUT</sub>-V<sub>DDQ</sub>) / I<sub>OH</sub> must be less than 23.4 ohms for values of V<sub>OUT</sub> between V<sub>DDQ</sub> and V<sub>DDQ</sub> - 280 mV. Impedance measurement condition for output sink dc current: V<sub>DDQ</sub> = 1.7 V; V<sub>OUT</sub> = -280 mV; V<sub>OUT</sub> / I<sub>OL</sub> must be less than 23.4 Ohms for values of V<sub>OUT</sub> between 0 V and 280 mV.

<sup>3</sup> Mismatch is absolute value between pull-up and pull-down, both measured at same temperature and voltage.

<sup>4</sup> This represents the step size when the OCD is near 18 ohms at nominal conditions across all process parameters and represents only the DRAM uncertainty. A 0 Ohm value (no calibration) can only be achieved if the OCD impedance is 18 ± 0.75 Ohms under nominal conditions.

<sup>5</sup> The absolute value of the Slew Rate as measured from DC to DC is equal to or greater than the Slew Rate as measured from AC to AC. This is verified by design and characterization but not subject to production test.

<sup>6</sup> Timing skew due to DRAM output Slew Rate mis-match between DQS/  $\overline{DQS}$  and associated DQ's is included in t<sub>DQSQ</sub> and t<sub>QHS</sub> specification.

<sup>7</sup> DRAM output Slew Rate specification applies to 800 MT/s speed bins.

## 5.5 Input / Output Capacitance

This chapter contains the Input / Output Capacitance.

**Table 26 - Input / Output Capacitance**

Symbol	Parameter	DDR2-667		DDR2-800		Unit
		Min.	Max.	Min.	Max.	
CCK	Input capacitance, CK and $\overline{CK}$	1.0	2.0	1.0	2.0	pF
CDCK	Input capacitance delta, CK and $\overline{CK}$	-	0.25	-	0.25	pF
CI	Input capacitance, all other input-only pins	1.0	2.0	1.0	1.75	pF
CDI	Input capacitance delta, all other input- only pins	-	0.25	-	0.25	pF
CIO	Input/output capacitance, DQ, DM, DQS, $\overline{DQS}$	2.5	3.5	2.5	3.5	pF
CDIO	Input/output capacitance delta, DQ, DM, DQS, $\overline{DQS}$	-	0.5	-	0.5	pF


### 5.6 Overshoot and Undershoot Specification

This chapter contains Overshoot and Undershoot Specification.

**Table 27 - AC Overshoot / Undershoot Specification for Address and Control Pins**

Parameter	DDR2-667	DDR2-800	Unit
Maximum peak amplitude allowed for overshoot area	0.5	0.5	V
Maximum peak amplitude allowed for undershoot area	0.5	0.5	V
Maximum overshoot area above $V_{DD}$	0.8	0.66	V-ns
Maximum undershoot area below $V_{SS}$	0.8	0.66	V-ns


**Figure 4 - AC Overshoot / Undershoot Diagram for Address and Control Pins**



**Table 28 - AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins**

Parameter	DDR2-667	DDR2-800	Unit
Maximum peak amplitude allowed for overshoot area	0.5	0.5	V
Maximum peak amplitude allowed for undershoot area	0.5	0.5	V
Maximum overshoot area above $V_{DD}$	0.23	0.23	V-ns
Maximum undershoot area below $V_{SS}$	0.23	0.23	V-ns

**Figure 5 - AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins**



## 6 | Currents Measurement Conditions

This chapter describes the Current Measurement, Specifications and Conditions

**Table 29 - AC Overshoot / I<sub>DD</sub> Measurement Conditions**

Parameter	Symbol	Note
<b>Operating Current - One bank Active - Precharge</b> $t_{CK} = t_{CK(DD)}$ ; $t_{RC} = t_{RC(DD)}$ ; $t_{RAS} = t_{RAS.MIN(DD)}$ ; CKE is HIGH, CS is HIGH between valid commands. Address and control inputs are switching; Data bus inputs are switching.	I <sub>DD0</sub>	1 2 3 4 5 6
<b>Operating Current - One bank Active - Read - Precharge</b> $I_{OUT} = 0$ mA, BL = 4, $t_{CK} = t_{CK(DD)}$ ; $t_{RC} = t_{RC(DD)}$ ; $t_{RAS} = t_{RAS.MIN(DD)}$ ; $t_{RCD} = t_{RCD(DD)}$ ; AL = 0, CL = CL(DD); CKE is HIGH, CS is HIGH between valid commands. Address and control inputs are switching; Data bus inputs are switching.	I <sub>DD1</sub>	1 2 3 4 5 6
<b>Precharge Power-Down Current</b> All banks idle; CKE is LOW; $t_{CK} = t_{CK(DD)}$ ; Other control and address inputs are stable; Data bus inputs are floating	I <sub>DD2P</sub>	1 2 3 4 5 6
<b>Precharge Standby Current</b> All banks idle; CS is HIGH; CKE is HIGH; $t_{CK} = t_{CK(DD)}$ ; Other control and address inputs are switching, Data bus inputs are switching	I <sub>DD2N</sub>	1 2 3 4 5 6
<b>Precharge Quiet Standby Current</b> All banks idle; CS is HIGH; CKE is HIGH; $t_{CK} = t_{CK(DD)}$ ; Other control and address inputs are stable, Data bus inputs are floating.	I <sub>DD2Q</sub>	1 2 3 4 5 6
<b>Active Power-Down Current</b> All banks open; $t_{CK} = t_{CK(DD)}$ ; CKE is LOW; Other control and address inputs are stable; Data bus inputs are floating. MRS A12 bit is set to 0 (Fast Power-down Exit).	I <sub>DD3P(0)</sub>	1 2 3 4 5 6
<b>Active Power-Down Current</b> All banks open; $t_{CK} = t_{CK(DD)}$ ; CKE is LOW; Other control and address inputs are stable, Data bus inputs are floating. MRS A12 bit is set to 1 (Slow Power-down Exit);	I <sub>DD3P(1)</sub>	1 2 3 4 5 6
<b>Active Standby Current</b> All banks open; $t_{CK} = t_{CK(DD)}$ ; $t_{RAS} = t_{RAS.MAX(DD)}$ ; $t_{RP} = t_{RP(DD)}$ ; CKE is HIGH, CS is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching;	I <sub>DD3N</sub>	1 2 3 4 5 6
<b>Operating Current</b> Burst Read: All banks open; Continuous burst reads; BL = 4; AL = 0, CL = CL(DD); $t_{CK} = t_{CK(DD)}$ ; $t_{RAS} = t_{RAS.MAX(DD)}$ ; $t_{RP} = t_{RP(DD)}$ ; CKE is HIGH, CS is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching; $I_{OUT} = 0$ mA.	I <sub>DD4R</sub>	1 2 3 4 5 6
<b>Operating Current</b> Burst Write: All banks open; Continuous burst writes; BL = 4; AL = 0, CL = CL(DD); $t_{CK} = t_{CK(DD)}$ ; $t_{RAS} = t_{RAS.MAX(DD)}$ ; $t_{RP} = t_{RP(DD)}$ ; CKE is HIGH, CS is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching;	I <sub>DD4W</sub>	1 2 3 4 5 6
<b>Burst Refresh Current</b> $t_{CK} = t_{CK(DD)}$ , Refresh command every $t_{RFC} = t_{RFC(DD)}$ interval, CKE is HIGH, CS is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.	I <sub>DD5B</sub>	1 2 3 4 5 6
<b>Distributed Refresh Current</b> $t_{CK} = t_{CK(DD)}$ , Refresh command every $t_{REFI} = 7.8\mu s$ interval, CKE is LOW and CS is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.	I <sub>DD5D</sub>	1 2 3 4 5 6
<b>Self-Refresh Current</b> CKE $\leq 0.2$ V; external clock off, CK and CK at 0 V; Other control and address inputs are floating, Data bus inputs are floating.	I <sub>DD6</sub>	1 2 3 4 5 6
<b>Operating Bank Interleave Read Current</b> 1. All banks interleaving reads, $I_{OUT} = 0$ mA; BL = 4, CL = CL(DD), AL = $t_{RCD(DD)} - 1 \times t_{CK(DD)}$ ; $t_{CK} = t_{CK(DD)}$ ; $t_{RC} = t_{RC(DD)}$ ; $t_{RRD} = t_{RRD(DD)}$ ; tFAW = tFAW(DD); CKE is HIGH, CS is HIGH between valid commands. Address bus inputs are stable during deselects; Data bus is switching. 2. Timing pattern: see Detailed I <sub>DD7</sub> timings shown below.	I <sub>DD7</sub>	1 2 3 4 5 6

- 1  $V_{DDQ} = 1.8\text{ V} \pm 0.1\text{ V}$ ;  $V_{DD} = 1.8\text{ V} \pm 0.1\text{ V}$ .
- 2  $I_{DD}$  specifications are tested after the device is properly initialized.
- 3  $I_{DD}$  parameter are specified with ODT disabled.
- 4 Data Bus consists of DQ, DM, DQS,  $\overline{DQS}$ , RDQS,  $\overline{RDQS}$ , LDQS,  $\overline{LDQS}$ , UDQS and  $\overline{UDQS}$ .
- 5 Definitions for  $I_{DD}$ , see Table 33.
- 6 Timing parameter minimum and maximum values for  $I_{DD}$  current measurements are defined in Chapter 7.

## Detailed $I_{DD7}$

The detailed timings are shown below for  $I_{DD7}$ . Changes will be required if timing parameter changes are made to the specification. Legend: A = Active; RA = Read with Auto precharge; D = Deselect.

### $I_{DD7}$ : Operating Current: All Bank Interleave Read operation

All banks are being interleaved at minimum  $t_{RC.IDD}$  without violating  $t_{RRD.IDD}$  and  $t_{FAW.IDD}$  using a burst length of 4. Control and address bus inputs are STABLE during DESELECTs.  $I_{OUT} = 0\text{ mA}$ .

#### Timing Patterns for devices with 1KB page size

DDR2-800: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D D

**Table 30 - Definition for  $I_{DD}$**

Parameter	Description
LOW	Defined as $V_{IN} \leq V_{IL.AC.MAX}$
HIGH	Defined as $V_{IN} \geq V_{IH.AC.MIN}$
STABLE	Defined as inputs are stable at a HIGH or LOW level
FLOATING	Defined as inputs are $V_{REF} = V_{DDQ} / 2$
SWITCHING	Defined as: Inputs are changing between high and low every other clock (once per two clocks) for address and control signals, and inputs changing between high and low every other clock (once per clock) for DQ signals not including mask or strobes

**Table 31 - I<sub>CDD</sub> Specification<sup>1</sup>**

Combined Symbol	DDR2 - 667	DDR2-800	Unit	Individual Die status	Note
	-3(I) Max.	-25(I) Max.			
I <sub>CDD0</sub>	80	85	mA	I <sub>CDD0</sub> = I <sub>DD0</sub> + I <sub>DD2P+5</sub>	<sup>2</sup>
I <sub>CDD1</sub>	90	100	mA	I <sub>CDD1</sub> = I <sub>DD1</sub> + I <sub>DD2P+5</sub>	
I <sub>CDD2P</sub>	20	20	mA	I <sub>CDD2P</sub> = I <sub>DD2P</sub> + I <sub>DD2P</sub>	
I <sub>CDD2N</sub>	45	55	mA	I <sub>CDD2N</sub> = I <sub>DD2N</sub> + I <sub>DD2P+5</sub>	
I <sub>CDD2Q</sub>	40	45	mA	I <sub>CDD2Q</sub> = I <sub>DD2Q</sub> + I <sub>DD2P</sub>	
I <sub>CDD3P_0</sub> (fast)	35	40	mA	I <sub>CDD3P</sub> = I <sub>DD3P</sub> + I <sub>DD2P</sub>	
I <sub>CDD3P_1</sub> (slow)	20	20	mA	I <sub>CDD3P</sub> = I <sub>DD3P</sub> + I <sub>DD2P</sub>	
I <sub>CDD3N</sub>	60	65	mA	I <sub>CDD3N</sub> = I <sub>DD3N</sub> + I <sub>DD2P+5</sub>	
I <sub>CDD4R</sub>	115	135	mA	I <sub>CDD4R</sub> = I <sub>DD4R</sub> + I <sub>DD2P+5</sub>	
I <sub>CDD4W</sub>	115	135	mA	I <sub>CDD4W</sub> = I <sub>DD4W</sub> + I <sub>DD2P+5</sub>	
I <sub>CDD5B</sub>	175	190	mA	I <sub>CDD5B</sub> = I <sub>DD5B</sub> + I <sub>DD2P+5</sub>	
I <sub>CDD5D</sub>	25	25	mA	I <sub>CDD5D</sub> = I <sub>DD5D</sub> + I <sub>DD2P+5</sub>	
I <sub>CDD6</sub>	18	18	mA	I <sub>CDD6</sub> = I <sub>DD6</sub> + I <sub>DD6</sub>	<sup>1</sup>
I <sub>CDD7</sub>	225	265	mA	I <sub>CDD7</sub> = I <sub>DD7</sub> + I <sub>DD2P+5</sub>	

<sup>1</sup> Valid for 0°C ≤ T<sub>CASE</sub> ≤ 95°C for the standard product and -40°C ≤ T<sub>CASE</sub> ≤ 95°C for the industrial temperature product

<sup>2</sup> Above 85°C the Auto-Refresh command interval has to be reduced to t<sub>REFI</sub> = 3.9µs. When operating this product in the 85°C to 95°C T<sub>CASE</sub> temperature range, the High Temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to 1. When the High Temperature Self Refresh is enabled there is an increase of I<sub>DD6</sub> by approximately 50%, specified as I<sub>DD6\_hightemp</sub> here

## 7 | Timing Characteristics

This chapter contains speed grade definition, AC timing parameter and ODT tables.

### 7.1 Speed Grade Definitions

**Table 32 - Speed Grade Definitions**

Speed Grade		DDR2-667		DDR2-800		Unit	Note	
Speed Code		-3		-25				
CAS-RCD-RP latencies		5-5-5		5-5-5		tCK		
Parameter	Symbol	Min.	Max.	Min.	Max.	—		
Clock Period	@ CL = 3	tCK	5	8	5	8	ns	1 2 3 4
	@ CL = 4	tCK	3.75	8	3.75	8	ns	1 2 3 4
	@ CL = 5	tCK	3	8	2.5	8	ns	1 2 3 4
	@ CL = 6	tCK	—	—	2.5	8	ns	1 2 3 4
	@ CL = 7	tCK	—	—	—	—	ns	1 2 3 4
Row Active Time	tRAS	45	70k	45	70k	ns	1 2 3 4 5	
Row Cycle Time	tRC	60	—	57.5	—	ns	1 2 3 4	
RAS-CAS-Delay	tRCD	15	—	12.5	—	ns	1 2 3 4	
Row Precharge Time	tRP	15	—	12.5	—	ns	1 2 3 4	

7.2 Component AC Timing Parameters

Table 33 - DRAM Component Timing Parameters by Speed Grade - DDR2-800 / DDR2-1066							
Parameter	Symbol	DDR2-667		DDR2-800		Unit	Note
		Min.	Max.	Min.	Max.		
Row Active Time	$t_{RAS}$	45	70k	45	70k	ns	1 2 3 4 5
DQ output access time from $\overline{CK} / \overline{CK}$	$t_{AC}$	-450	+450	-400	+400	ps	8
CAS to $\overline{CAS}$ command delay	$t_{CCD}$	2	—	2	—	nCK	
Average clock high pulse width	$t_{CH.AVG}$	0.48	0.52	0.48	0.52	$t_{CK.AVG}$	9 10
Average clock period	$t_{CK.AVG}$	3000	8000	2500	8000	ps	
CKE minimum pulse width ( high and low pulse width)	$t_{CKE}$	3	—	3	—	nCK	11
Average clock low pulse width	$t_{CL.AVG}$	0.48	0.52	0.48	0.52	$t_{CK.AVG}$	9 10
Auto Precharge write recovery + Precharge time	$t_{DAL}$	WR + $t_{nRP}$	—	WR + $t_{nRP}$	—	nCK	12 13
Minimum time clocks remain ON after CKE asynchronously drops LOW	$t_{DELAY}$	$t_{IS} + t_{CK.AVG} + t_{IH}$	--	$t_{IS} + t_{CK.AVG} + t_{IH}$	—	ns	
DQ and DM input hold time	$t_{DH.BASE}$	175	--	125	—	ps	14 18 19
DQ and DM input pulse width for each input	$t_{DIPW}$	0.35	—	0.35	—	$t_{CK.AVG}$	
DQS output access time from $\overline{CK} / \overline{CK}$	$t_{DQSCK}$	-400	+400	-350	-350	ps	8
DQS input high pulse width	$t_{DQSH}$	0.35	—	0.35	—	$t_{CK.AVG}$	
DQS input low pulse width	$t_{DQSL}$	0.35	—	0.35	—	$t_{CK.AVG}$	
DQS-DQ skew for DQS & associated DQ signals	$t_{DQSQ}$	—	240	—	200	ps	15
DQS latching rising transition to associated clock edges	$t_{DQSS}$	- 0.25	+ 0.25	- 0.25	+ 0.25	$t_{CK.AVG}$	16
DQ and DM input setup time	$t_{DS.BASE}$	100	—	50	—	ps	17 18 19
DQS falling edge hold time from CK	$t_{DSH}$	0.2	—	0.2	—	$t_{CK.AVG}$	16
DQS falling edge to CK setup time	$t_{DSS}$	0.2	—	0.2	—	$t_{CK.AVG}$	16
Four Activate Window for 1KB page size products	$t_{FAW}$	37.5	—	35	—	ns	34
CK half pulse width	$t_{HP}$	Min( $t_{CH.ABS}$ , $t_{CL.ABS}$ )	—	Min( $t_{CH.ABS}$ , $t_{CL.ABS}$ )	—	ps	20
Data-out high-impedance time from $\overline{CK} / \overline{CK}$	$t_{HZ}$	—	$t_{AC.MAX}$	—	$t_{AC.MAX}$	ps	8 21
Address and control input hold time	$t_{IH.BASE}$	275	—	250	—	ps	22 24
Control & address input pulse width for each input	$t_{IPW}$	0.6	—	0.6	—	$t_{CK.AVG}$	
Address and control input setup time	$t_{IS.BASE}$	200	—	175	—	ps	23 24
DQ low impedance time from $\overline{CK} / \overline{CK}$	$t_{LZ.DQ}$	$2 \times t_{AC.MIN}$	$t_{AC.MAX}$	$2 \times t_{AC.MIN}$	$t_{AC.MAX}$	ps	8 21
DQS/ $\overline{DQS}$ low-impedance time from $\overline{CK} / \overline{CK}$	$t_{LZ.DQS}$	$t_{AC.MIN}$	$t_{AC.MAX}$	$t_{AC.MIN}$	$t_{AC.MAX}$	ps	8 21
MRS command to ODT update delay	$t_{MOD}$	0	12	0	12	ns	34

Parameter	Symbol	DDR2-667		DDR2-800		Unit	Note 1 2 3 4 5 6 7
		Min.	Max.	Min.	Max.		
Mode register set command cycle time	$t_{MRD}$	2	—	2	—	nCK	
OCD drive mode output delay	$t_{OIT}$	0	12	0	12	ns	34
DQ/DQS output hold time from DQS	$t_{QH}$	$t_{HP} - t_{QHS}$	—	$t_{HP} - t_{QHS}$	—	ps	25
DQ hold skew factor	$t_{QHS}$	—	340	—	300	ps	26
Average periodic refresh Interval	$t_{REFI}$	—	7.8	—	7.8	$\mu$ s	27 28
		—	3.9	—	3.9	$\mu$ s	27 29
Auto-Refresh to Active/Auto-Refresh command period	$t_{RFC}$	127.5	—	127.5	—	ns	30
Read preamble	$t_{RPRE}$	0.9	1.1	0.9	1.1	$t_{CK,AVG}$	31 32
Read postamble	$t_{RPST}$	0.4	0.6	0.4	0.6	$t_{CK,AVG}$	31 33
Active to active command period for 1KB page size products	$t_{RRD}$	7.5	—	7.5	—	ns	34
Active to active command period for 2KB page size products	$t_{RRD}$	10	—	10	—	ns	34
Internal Read to Precharge command delay	$t_{RTP}$	7.5	—	7.5	—	ns	34
Write preamble	$t_{WPRE}$	0.35	—	0.35	—	$t_{CK,AVG}$	
Write postamble	$t_{WPST}$	0.4	0.6	0.4	0.6	$t_{CK,AVG}$	
Write recovery time	$t_{WR}$	15	—	15	—	ns	34
Internal write to read command delay	$t_{WTR}$	7.5	—	7.5	—	ns	34 35
Exit active power down to read command	$t_{XARD}$	2	—	2	—	nCK	
Exit active power down to read command (slow exit, lower power)	$t_{XARDS}$	7 - AL	—	8 - AL	—	nCK	
Exit Precharge power-down to any command	$t_{XP}$	2	—	2	—	nCK	
Exit self-refresh to a non-read command	$t_{XSNR}$	$t_{RFC} + 10$	—	$t_{RFC} + 10$	—	ns	34
Exit self-refresh to read command	$t_{XSRD}$	200	—	200	—	nCK	
Write command to DQS associated clock edges	WL	RL - 1		RL - 1		nCK	

1  $V_{DDQ} = 1.8 V \pm 0.1V$ ;  $V_{DD} = 1.8 V \pm 0.1 V$ .

2 Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

3 Timings are guaranteed with CK / CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.

4 The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the cross point when in differential strobe mode.

5 Inputs are not recognized as valid until  $V_{REF}$  stabilizes. During the period before  $V_{REF}$  stabilizes,  $CKE = 0.2 \times V_{DDQ}$  is recognized as low.

6 The output timing reference voltage level is  $V_{TT}$ .

7 New units, 't<sub>CK,AVG</sub>' and 'nCK', are introduced in DDR2-800. Unit 't<sub>CK,AVG</sub>' represents the actual t<sub>CK,AVG</sub> of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and DDR2-533, 't<sub>CK</sub>' is used for both concepts. Example:  $t_{XP} = 2$  [nCK] means; if Power Down exit is registered at  $T_m$ , an Active command may be registered at  $T_m + 2$ , even if  $(T_m + 2 - T_m)$  is  $2 \times t_{CK,AVG} + t_{ERR,2PER}(\text{Min})$ .

8 When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual t<sub>ERR(6-10per)</sub> of the input clock. (output de-ratings are relative to the SDRAM input clock.)

9 Input clock jitter spec parameter. These parameters and the ones in Chapter 7.3 are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2-800 only. The jitter specified is a random jitter meeting a Gaussian distribution.

10 These parameters are specified per their average values, however it is understood that the relationship as defined in Chapter 7.3 between the average timing and the absolute instantaneous timing holds all the times (min. and max of SPEC values are to be used for calculations of Chapter 7.3).

11 t<sub>CKE,MIN</sub> of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of  $t_{QS} + 2 \times t_{CK} + t_{IH}$ .

- <sup>12</sup>  $DAL = WR + RU\{t_{RP}(ns) / t_{CK}(ns)\}$ , where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For tRP, if the result of the division is not already an integer, round up to the next highest integer. tCK refers to the application clock period. Example: For DDR2-533 at tCK = 3.75 ns with tWR programmed to 4 clocks.  $t_{DAL} = 4 + (15 \text{ ns} / 3.75 \text{ ns}) \text{ clocks} = 4 + (4) \text{ clocks} = 8 \text{ clocks}$ .
- <sup>13</sup>  $t_{DAL.nCK} = WR [nCK] + t_{nRP.nCK} = WR + RU\{t_{RP} [ps] / t_{CK.AVG}[ps]\}$ , where WR is the value programmed in the EMR.
- <sup>14</sup> Input waveform timing tDH with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe cross point to the input signal crossing at the VIH,DC level for a falling signal and from the differential data strobe cross point to the input signal crossing at the VIL,DC level for a rising signal applied to the device under test. DQS,  $\overline{DQS}$  signals must be monotonic between VIL,DC.MAX and VIH,DC.MIN. See Figure 8.
- <sup>15</sup> tDQSQ: Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS /  $\overline{DQS}$  and associated DQ in any given cycle.
- <sup>16</sup> These parameters are measured from a data strobe signal ((L/U/R) DQS /  $\overline{DQS}$ ) crossing to its respective clock signal (CK /  $\overline{CK}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT.PER, tJIT.CC, etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- <sup>17</sup> Input waveform timing tDS with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the VIH,AC level to the differential data strobe cross point for a rising signal, and from the input signal crossing at the VIL,AC level to the differential data strobe cross point for a falling signal applied to the device under test. DQS,  $\overline{DQS}$  signals must be monotonic between VIL(DC)MAX and VIH(DC)MIN. See Figure 8.
- <sup>18</sup> If tDS or tDH is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- <sup>19</sup> These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal (L/U/R) DQS /  $\overline{DQS}$ ) crossing.
- <sup>20</sup> tHP is the minimum of the absolute half period of the actual input clock. tHP is an input parameter but not an input specification parameter. It is used in conjunction with tQHS to derive the DRAM output timing tQH. The value to be used for tQH calculation is determined by the following equation;  $t_{HP} = \text{MIN}(t_{CH.ABS}, t_{CL.ABS})$ , where, tCH.ABS is the minimum of the actual instantaneous clock high time; tCL.ABS is the minimum of the actual instantaneous clock low time.
- <sup>21</sup> tHZ and tLZ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving (tHZ), or begins driving (tLZ).
- <sup>22</sup> input waveform timing is referenced from the input signal crossing at the VIL,DC level for a rising signal and VIH,DC for a falling signal applied to the device under test. See Figure 9.
- <sup>23</sup> Input waveform timing is referenced from the input signal crossing at the VIH,AC level for a rising signal and VIL,AC for a falling signal applied to the device under test. See Figure 9.
- <sup>24</sup> These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BAO, A0, A1, etc.) transition edge to its respective clock signal (CK /  $\overline{CK}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT.PER, tJIT.CC, etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- <sup>25</sup>  $t_{QH} = t_{HP} - t_{QHS}$ , where: tHP is the minimum of the absolute half period of the actual input clock; and tQHS is the specification value under the max column. (The less half-pulse width distortion present, the larger the tQH value is; and the larger the valid data eye will be.)
- <sup>26</sup> tQHS accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual tHP at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and p-channel to n-channel variation of the output drivers.
- <sup>27</sup> The Auto-Refresh command interval has been reduced to 3.9  $\mu\text{s}$  when operating the DDR2 DRAM in a temperature range between 85°C and 95°C.
- <sup>28</sup>  $0^\circ\text{C} \leq T_{\text{CASE}} \leq 85^\circ\text{C}$ .
- <sup>29</sup>  $85^\circ\text{C} < T_{\text{CASE}} \leq 95^\circ\text{C}$ .
- <sup>30</sup> A maximum of eight Refresh commands can be posted to any given DDR2 SDRAM, meaning that the maximum absolute interval between any Refresh command and the next Refresh command is  $9 \times t_{\text{REFI}}$ .
- <sup>31</sup> tRPST end point and tRPRE begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (tRPST), or begins driving (tRPRE). Figure 7 shows a method to calculate these points when the device is no longer driving (tRPST), or begins driving (tRPRE) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- <sup>32</sup> When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual tJIT.PER of the input clock. (output de-ratings are relative to the SDRAM input clock.)
- <sup>33</sup> When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual tJIT.DUTY of the input clock. (output de-ratings are relative to the SDRAM input clock.)
- <sup>34</sup> For these parameters, the DDR2 SDRAM device is characterized and verified to support  $t_{n\text{PARAM}} = RU\{t_{\text{PARAM}} / t_{\text{CK.AVG}}\}$ , which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support  $t_{n\text{RP}} = RU\{t_{\text{RP}} / t_{\text{CK.AVG}}\}$ , which is in clock cycles, if all input clock jitter specifications are met.
- <sup>35</sup> tWTR is at least two clocks ( $2 \times t_{\text{CK}}$ ) independent of operation frequency.

Figure 6 - Method for Calculating Transitions and Endpoint




Figure 7 - Differential Input Waveform Timing -  $t_{DS}$  and  $t_{DH}$





Figure 8 - Differential Input Waveform Timing -  $t_{s}$  and  $t_{H}$



### 7.3 Jitter Definition and Clock Jitter Specification

Generally, jitter is defined as “the short-term variation of a signal with respect to its ideal position in time”. The following table provides an overview of the terminology.

**Table 34 - Average Clock and Jitter Symbols and Definition**

Symbol	Parameter	Description	Units
$t_{CK,AVG}$	Average clock period	<p><math>t_{CK,AVG}</math> is calculated as the average clock period within any consecutive 200-cycle window:</p> $t_{CK}(avg) = \left[ \sum_{j=1}^N t_{CK}_j \right] / N$ <p style="text-align: right;">N = 200</p>	ps
$t_{JIT,PER}$	Clock-period jitter	<p><math>t_{JIT,PER}</math> is defined as the largest deviation of any single <math>t_{CK}</math> from <math>t_{CK,AVG}</math>:  <math>t_{JIT,PER} = \text{Min/Max of } \{t_{CKi} - t_{CK,AVG}\}</math> where <math>i = 1</math> to 200  <math>t_{JIT,PER}</math> defines the single-period jitter when the DLL is already locked.  <math>t_{JIT,PER}</math> is not guaranteed through final production testing.</p>	ps
$t_{JIT}(PER, LCK)$	Clock-period jitter during DLL-locking period	<p><math>t_{JIT}(PER,LCK)</math> uses the same definition as <math>t_{JIT,PER}</math>, during the DLL-locking period only.  <math>t_{JIT}(PER,LCK)</math> is not guaranteed through final production testing.</p>	ps
$t_{JIT,CC}$	Cycle-to-cycle clock period jitter	<p><math>t_{JIT,CC}</math> is defined as the absolute difference in clock period between two consecutive clock cycles:  <math>t_{JIT,CC} = \text{Max of ABS}\{t_{CKi+1} - t_{CKi}\}</math>  <math>t_{JIT,CC}</math> defines the cycle - to - cycle jitter when the DLL is already locked.  <math>t_{JIT,CC}</math> is not guaranteed through final production testing.</p>	ps
$t_{JIT}(CC, LCK)$	Cycle-to-cycle clock period jitter during DLL-locking period	<p><math>t_{JIT}(CC,LCK)</math> uses the same definition as <math>t_{JIT,CC}</math> during the DLL-locking period only.  <math>t_{JIT}(CC,LCK)</math> is not guaranteed through final production testing.</p>	ps
$t_{ERR,2PER}$	Cumulative error across 2 cycles	<p><math>t_{ERR,2PER}</math> is defined as the cumulative error across 2 consecutive cycles from <math>t_{CK,AVG}</math>:</p> $t_{ERR}(nper) = \left[ \sum_{j=1}^{i+n-1} t_{CK}_j \right] - n \times t_{CK}(avg)$ <p style="text-align: right;">n = 2 for <math>t_{ERR}(2per)</math> where <math>i = 1</math> to 200</p>	ps

Symbol	Parameter	Description	Units
tERR.nPER	Cumulative error across n cycles	<p>tERR.2PER is defined as the cumulative error across n consecutive cycles from tCK.AVG:</p> $tERR(nper) = \left[ \sum_{j=1}^{i+n-1} tCK_j \right] - n \times$ <p>where, i = 1 to 200 and                      n = 3 for tERR.3PER                      n = 4 for tERR.4PER                      n = 5 for tERR.5PER                      6 ≤ n ≤ 10 for tERR.6-10PER                      11 ≤ n ≤ 50 for tERR.11-50PER</p>	Ps
tCH.AVG	Average high-pulse width	<p>tCH.AVG is defined as the average high-pulse width, as calculated across any consecutive 200 high pulses: N=200</p> $tCH(avg) = \left[ \sum_{j=1}^N tCH_j \right] / (N \times tCK(avg))$	tCK.AVG
tCL.AVG	Average low-pulse width	<p>tCL.AVG is defined as the average low-pulse width, as calculated across any consecutive 200 low pulses: N=200</p> $tCL(avg) = \left[ \sum_{j=1}^N tCL_j \right] / (N \times tCK(avg))$	tCK.AVG
tJIT.DUTY	Duty-cycle jitter	<p>tJIT.DUTY = Min/Max of {tJIT.CH , tJIT.CL}, where:                      tJIT.CH is the largest deviation of any single tCH from tCH.AVG                      tJIT.CL is the largest deviation of any single tCL from tCL.AVG                      tJIT.CH = {tCHi - tCH.AVG × tCK.AVG} where i=1 to 200                      tJIT.CL = {tCLi - tCL.AVG × tCK.AVG} where i=1 to 200</p>	ps

The following parameters are specified per their average values however, it is understood that the following relationship between the average timing and the absolute instantaneous timing holds all the time.

**Table 35 - Absolute Jitter Value Definitions**

Symbol	Parameter	Min.	Max.	Unit
t <sub>CK.ABS</sub>	Clock period	t <sub>CK.AVG</sub> (Min) + t <sub>JIT.PER</sub> (Min)	t <sub>CK.AVG</sub> (Max) + t <sub>JIT.PER</sub> (Max)	ps
t <sub>CH.ABS</sub>	Clock high-pulse width	t <sub>CH.AVG</sub> (Min) × t <sub>CK.AVG</sub> (Min) + t <sub>JIT.DUTY</sub> (Min)	t <sub>CH.AVG</sub> (Max) × t <sub>CK.AVG</sub> (Max) + t <sub>JIT.DUTY</sub> (Max)	ps
t <sub>CL.ABS</sub>	Clock low-pulse width	t <sub>CL.AVG</sub> (Min) × t <sub>CK.AVG</sub> (Min) + t <sub>JIT.DUTY</sub> (Min)	t <sub>CL.AVG</sub> (Max) × t <sub>CK.AVG</sub> (Max) + t <sub>JIT.DUTY</sub> (Max)	ps

**Table 36 - Clock-Jitter Specifications for DDR2-667 /DDR2-800**

Symbol	Parameter	DDR2-667		DDR2-800		Unit
		Min.	Max.	Min.	Max.	
t <sub>CK.AVG</sub>	Average clock period nominal w/o jitter	3000	8000	2500	8000	ps
t <sub>JIT.PER</sub>	Clock-period jitter	-125	125	-100	100	ps
t <sub>JIT(,PER,LCK)</sub>	Clock-period jitter during DLL locking period	-80	80	-80	80	ps
t <sub>JIT.CC</sub>	Cycle-to-cycle clock-period jitter	200		250		ps
t <sub>JIT(CC,LCK)</sub>	Cycle-to-cycle clock-period jitter during DLL-locking period	-160	160	-160	160	ps
t <sub>ERR.2PER</sub>	Cumulative error across 2 cycles	-175	175	-150	150	ps
t <sub>ERR.3PER</sub>	Cumulative error across 3 cycles	-225	225	-175	175	ps
t <sub>ERR.4PER</sub>	Cumulative error across 4 cycles	-250	250	-200	200	ps
t <sub>ERR.5PER</sub>	Cumulative error across 5 cycles	-250	250	-200	200	ps
t <sub>ERR(6-10PER)</sub>	Cumulative error across n cycles with n = 6 .. 10, inclusive	-350	350	-300	300	ps
t <sub>ERR(11-50PER)</sub>	Cumulative error across n cycles with n = 11 .. 50, inclusive	-450	450	-450	450	ps
t <sub>CH.AVG</sub>	Average high-pulse width	0.48	0.52	0.48	0.52	t <sub>CK.AVG</sub>
t <sub>CL.AVG</sub>	Average low-pulse width	0.48	0.52	0.48	0.52	t <sub>CK.AVG</sub>
t <sub>JIT.DUTY</sub>	Duty-cycle jitter	-100	100	-75	75	ps

## 7.4 ODT AC Electrical Characteristics

This chapter describes the ODT AC electrical characteristics.

**Table 37 - ODT AC Characteristics and Operating Conditions for DDR2-667 / DDR2-800**

Symbol	Parameter	DDR2-667		DDR2-800		Unit	Note
		Min.	Max.	Min.	Max.		
$t_{AOND}$	ODT turn-on delay	2	2	2	2	$n_{CK}$	<sup>1</sup>
$t_{AON}$	ODT turn-on	$t_{AC.MIN}$	$t_{AC.MAX} + 0.7 \text{ ns}$	$t_{AC.MIN}$	$t_{AC.MAX} + 0.7 \text{ ns}$	ns	<sup>1,2</sup>
$t_{AONPD}$	ODT turn-on (Power-Down Modes)	$t_{AC.MIN} + 2 \text{ ns}$	$2 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	$t_{AC.MIN} + 2 \text{ ns}$	$2 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	ns	<sup>1</sup>
$t_{AOFD}$	ODT turn-off delay	2.5	2.5	2.5	2.5	$n_{CK}$	<sup>1</sup>
$t_{AOF}$	ODT turn-off	$t_{AC.MIN}$	$t_{AC.MAX} + 0.6 \text{ ns}$	$t_{AC.MIN}$	$t_{AC.MAX} + 0.6 \text{ ns}$	ns	<sup>1,3</sup>
$t_{AOFPD}$	ODT turn-off (Power-Down Modes)	$t_{AC.MIN} + 2 \text{ ns}$	$2.5 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	$t_{AC.MIN} + 2 \text{ ns}$	$2.5 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	ns	<sup>1</sup>
$t_{ANPD}$	ODT to Power Down Mode Entry Latency	3	—	3	—	$n_{CK}$	<sup>1</sup>
$t_{AXPD}$	ODT Power Down Exit Latency	8	—	8	—	$n_{CK}$	<sup>1</sup>

- <sup>1</sup> New units, " $t_{CK.AVG}$ " and " $n_{CK}$ ", are introduced in DDR2-800. Unit " $t_{CK.AVG}$ " represents the actual  $t_{CK.AVG}$  of the input clock under operation. Unit " $n_{CK}$ " represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and DDR2-533, " $t_{CK}$ " is used for both concepts. Example:  $t_{XP} = 2 [n_{CK}]$  means; if Power Down exit is registered at  $T_m$ , an Active command may be registered at  $T_m + 2$ , even if  $(T_m + 2 - T_m)$  is  $2 \times t_{CK.AVG} + t_{ERR.2PER(MIN)}$ .
- <sup>2</sup> ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from  $t_{AOND}$ , which is interpreted differently per speed bin. For DDR2-800  $t_{AOND}$  is 2 clock cycles after the clock edge that registered a first ODT HIGH counting the actual input clock edges.
- <sup>3</sup> ODT turn off time min is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from  $t_{AOFD}$ , which is interpreted differently per speed bin. For DDR2-800, if  $t_{CK(average)} = 3 \text{ ns}$  is assumed,  $t_{AOFD}$  is 1.5 ns (=  $0.5 \times 3 \text{ ns}$ ) after the second trailing clock edge counting from the clock edge that registered a first ODT LOW and by counting the actual input clock edges.


## 8 | Package Outline

This chapter contains the package dimension figures.

### Notes

1. Drawing according to ISO 8015
2. Dimensions in mm
3. General tolerances +/- 0.15

Figure 9 - Package Outline TFBGA-63



## 9 | Contents

Revision History	2
We Listen to Your Comments	2
<b>1   Overview</b>	<b>3</b>
1.1 Features	3
1.2 Description	4
1.3 Addressing	5
<b>2   Configuration</b>	<b>6</b>
2.1 Configuration for TFBGA-63	6
<b>3   Functional Description</b>	<b>10</b>
3.1 Mode Register Set (MRS)	10
3.2 Extended Mode Register EMR(1)	12
3.3 Extended Mode Register EMR(2)	14
3.4 Extended Mode Register EMR(3)	15
3.5 Burst Mode Operation	16
<b>4   Truth Tables</b>	<b>17</b>
<b>5   Electrical Characteristics</b>	<b>19</b>
5.1 Absolute Maximum Ratings	19
5.2 DC Characteristics	20
5.3 DC & AC Characteristics	21
5.4 Output Buffer Characteristics	23
5.5 Input / Output Capacitance	24
5.6 Overshoot and Undershoot Specification	25
<b>6   Currents Measurement Conditions</b>	<b>27</b>
<b>7   Timing Characteristics</b>	<b>30</b>
7.1 Speed Grade Definitions	30
7.2 Component AC Timing Parameters	31
7.3 Jitter Definition and Clock Jitter Specification	36
7.4 ODT AC Electrical Characteristics	39
<b>8   Package Outline</b>	<b>40</b>
<b>9   Contents</b>	<b>41</b>
List of Tables	42
List of Illustrations	43
Edition June 2011   Published by Memphis Electronic AG	44
MEMPHIS   Global Presence	45

## List of Tables

Table 1 - Performance Table	4
Table 2 - Ordering Information for RoHS Compliant Products	5
Table 3 - Addressing	5
Table 4 - BALL DESCRIPTION FOR TFBGA-63	6
Table 5 - Abbreviations for Ball Type	8
Table 6 - Abbreviations for Buffer Type	8
Table 7 - Mode Register Definition, BA <sub>2:0</sub> = 000 <sub>B</sub>	11
Table 8 - Extended Mode Register Definition, BA <sub>2:0</sub> = 001 <sub>B</sub>	13
Table 9 - EMR(2) Programming Extended Mode Register Definition, BA <sub>2:0</sub> =010 <sub>B</sub>	14
Table 10 - EMR(3) Programming Extended Mode Register Definition, BA <sub>2:0</sub> =011 <sub>B</sub>	15
Table 11 - Burst Length and Sequence	16
Table 12 - Command Truth Table	17
Table 13 - Clock Enable (CKE) Truth Table for Synchronous Transitions	18
Table 14 - Data Mask (DM) Truth Table	18
Table 15 - Absolute Maximum Ratings	19
Table 16 - DRAM Component Operating Temperature Range	19
Table 17 - Recommended DC Operating Conditions (SSTL_18)	20
Table 18 - ODT DC Electrical Characteristics	20
Table 19 - Input and Output Leakage Currents	20
Table 20 - DC & AC Logic Input Levels	21
Table 21 - Single-ended AC Input Test Conditions	21
Table 22 - Differential DC and AC Input and Output Logic Levels	22
Table 23 - SSTL_18 Output DC Current Drive	23
Table 24 - SSTL_18 Output AC Test Conditions	23
Table 25 - SSTL_18 Output AC Test Conditions	24
Table 26 - Input / Output Capacitance	24
Table 27 - AC Overshoot / Undershoot Specification for Address and Control Pins	25
Table 28 - AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins	25
Table 29 - AC Overshoot / I <sub>DD</sub> Measurement Conditions	27
Table 30 - Definition for I <sub>DD</sub>	28
Table 31 - Preliminary <sup>1</sup> I <sub>DD</sub> Specification	29
Table 32 - Speed Grade Definition	30
Table 33 - DRAM Component Timing Parameter by Speed Grade - DDR2-800 / DDR2-1066	31
Table 34 - Average Clock and Jitter Symbols and Definition	36
Table 35 - Absolute Jitter Value Definitions	38
Table 36 - Clock-Jitter Specifications for DDR2-800 /DDR2-1066	38
Table 37- ODT AC Characteristics and Operating Conditions for DDR2-800 / DDR2-1066	39

## List of Illustrations

---

Figure 1 - Ball Assignment for ×8 Components, TFBGA-63 (top view)	9
Figure 2- Single-ended AC Input Test Conditions Diagram	22
Figure 3 - Differential DC and AC Input and Output Logic Levels Diagram	23
Figure 4 - AC Overshoot / Undershoot Diagram for Address and Control Pins	25
Figure 5 - AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins	26
Figure 6 - Method for Calculating Transitions and Endpoint	34
Figure 7 - Differential Input Waveform Timing - $t_{DS}$ and $t_{DH}$	34
Figure 8 - Differential Input Waveform Timing - $t_{IS}$ and $t_{IH}$	35
Figure 9 - Package Outline TFBGA-63	40

**Edition NOV 2011** | Published by Memphis Electronic AG

**Memphis Electronic AG**

Saalburg Str. 155  
61350 Bad Homburg,  
Germany.

Tel: +49-6172-9035-40

Fax: +49-6172-9035-60

[sales@memphis.ag](mailto:sales@memphis.ag)

© Memphis 2011  
All Rights Reserved.

## Legal Disclaimer

---

THE INFORMATION GIVEN IN THIS INTERNET DATA SHEET SHALL IN NO EVENT BE REGARDED AS A GUARANTEE OF CONDITIONS OR CHARACTERISTICS. WITH RESPECT TO ANY EXAMPLES OR HINTS GIVEN HEREIN, ANY TYPICAL VALUES STATED HEREIN AND/OR ANY INFORMATION REGARDING THE APPLICATION OF THE DEVICE, MEMPHIS HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY.

## Information

---

For further information on technology, delivery terms and conditions and prices please contact your nearest Memphis Office.

## Warnings

---

Due to technical requirements components may contain dangerous substances.

For information on the types in question please contact your nearest Memphis Office.

Memphis Components may only be used in life-support devices or systems with the express written approval of Memphis, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

[www.memphis.ag](http://www.memphis.ag)

## MEMPHIS | Global Presence

### EMEA (Europe, Middle East, Africa)

#### Germany (Headquarter):

**Memphis Electronic AG**  
 Saalburgstr. 155  
 D-61350 Bad Homburg v.d.H., Germany  
 Phone: +49 (0)6172 90 35 40  
 Fax: +49 (0)6172 90 35 60  
 Email: [sales@memphis.ag](mailto:sales@memphis.ag)

#### Spain:

**Memphis Electronic AG**  
 Representative Office Spain  
 Marina 60, 5, 1, 2  
 Barcelona 08005, Spain  
 Phone: +34 93 317 0242  
 Email: [a.hacelas@memphis.ag](mailto:a.hacelas@memphis.ag)

#### Russia:

**Memphis Electronic AG**  
 Representative Office Russia  
 Prospect 60 let Oktiabria Office 2  
 117036 Moscow, Russia  
 Phone: +7 925 855 56 91  
 Email: [p.krylov@memphis.ag](mailto:p.krylov@memphis.ag)

### Americas (american economic area)

#### USA:

**Memphis Electronic Inc.**  
 2323 S Shepherd Dr,  
 Suite 910  
 Houston, Texas 77019, USA  
 Phone: +1 713.600.6080  
 Fax: +1 713.600.6081  
 Email: [ussales@memphis.ag](mailto:ussales@memphis.ag)

**Memphis Electronic Inc.**  
 Boston Office  
 20 Sunset Rock Lane  
 Reading, Massachusetts 01867, USA  
 Phone.: +1 781 872 1366  
 Fax: +1 713 600 6081  
 Email: [ussales@memphis.ag](mailto:ussales@memphis.ag)

**Memphis Electronic Inc.**  
 San Jose Office  
 6576 Bose Lane  
 CA 95120 San Jose, USA  
 Phone: +1 408 268 4002  
 Fax: +1 713.600.6081  
 Email: [g.swanson@memphis.ag](mailto:g.swanson@memphis.ag)

### APAC (Asian Pacific economic area)

#### China:

**Memphis Electronic  
 Hong Kong Ltd.**  
 Room B, 18/F., EGL Tower  
 83 Hung To Road, Kwun Tong  
 Hong Kong  
 Phone: +852 2111 1071  
 Fax: +852 2111 1072  
 Email: [hksales@memphis.ag](mailto:hksales@memphis.ag)

**Memphis Electronic  
 Hong Kong Ltd.**  
 Shanghai Representative Office  
 Unit 753A, Tower 3,  
 88 Keyuan Road, Pudong,  
 Shanghai, 201203, China  
 Phone: +86-21 2898 6430  
 Fax: +86-21 2898 6595  
 Email: [hksales@memphis.ag](mailto:hksales@memphis.ag)

#### Singapore:

**Memphis Electronic  
 Hong Kong Ltd.**  
 Singapore Representative Office  
 25 International Business Park  
 #04-103D German Centre  
 609916 Singapore  
 Phone: +65 68 99 37 90  
 Fax: +65 6899 3153  
 Email: [hksales@memphis.ag](mailto:hksales@memphis.ag)

#### Taiwan:

**Memphis Electronic  
 Hong Kong Ltd.**  
 Taiwan Representative Office  
 8F-6, No.38, Sec. 2  
 Xincheng N. Rd., Zhongshan Dist.,  
 Taipei City 104, Taiwan (R.O.C.)  
 Phone: +886-2-2250-0896  
 Fax: +886-2-2250-0180  
 Email: [hksales@memphis.ag](mailto:hksales@memphis.ag)

#### Japan:

**Memphis Electronic Japan**  
 Japan Representative Office  
 #418, Sotokanda Stork bldg.4F,  
 6-15-14, Sotokanda, Chiyoda-ku  
 Tokyo, 101-0021, Japan  
 Phone: +81-3-5807-6787  
 Fax: +81-3-5807-6788  
 Email: [hksales@memphis.ag](mailto:hksales@memphis.ag)